Schottky-barrier lowering in silicon nanowire field-effect transistors prepared by metal-assisted chemical etching by Zaremba-Tymieniecki, M & Durrani, ZAK
Schottky-barrier lowering in silicon nanowire field-effect transistors
prepared by metal-assisted chemical etching
M. Zaremba-Tymieniecki and Z. A. K. Durrania
Department of Electrical and Electronic Engineering, Imperial College London, South Kensington Campus,
London SW7 2AZ, United Kingdom
Received 4 January 2011; accepted 23 February 2011; published online 10 March 2011
We investigate the influence of Schottky barrier lowering in Si nanowire field-effect transistors,
using nanowires prepared by metal-assisted chemical etching. The experimental electrical
characteristics of a p-channel transistor are modeled using thermionic emission of holes across the
reverse-biased source Schottky barrier. This barrier is lowered by the image-force potential, and by
the electric field generated by both source-drain and gate voltages. The gate voltage lowers the
barrier height directly and in addition, modulates the effect of the source-drain voltage on barrier
lowering. © 2011 American Institute of Physics. doi:10.1063/1.3565971
Silicon nanowires SiNWs have, in recent years, shown
great promise for the development of nanoelectronic, ther-
moelectric, solar cell, and biological/chemical sensing
devices.1–5 In particular, SiNWs have attracted interest for
high-performance field-effect transistor FET
applications.1,2 Here, a SiNW forms the FET channel and
provides a means to obtain good gate-control with high scal-
ability. SiNW FETs are also, in principle, compatible with
large-scale integrated processes. However, in many cases,
Schottky barriers SBs exist at the metal contacts to the
SiNW,2 forming a SB FET. The gate voltage then modulates
the SB and strongly influences the FET characteristics.
SiNWs with minimum diameters 10 nm, and lengths
up to 100 m, are often prepared by vapor-liquid solid
growth or high-resolution lithographic techniques.6,7 More
recently, SiNWs have been prepared by metal assisted
chemical etching4,8 MACE of Si wafers. Here, electroless
deposition of a silver dendritic network on a Si wafer cata-
lyzes subsequent chemical etching of a vertical, densely
packed SiNW array. SiNWs with diameter from 20 to 300
nm and length up to 150 m have now been demonstrated
for FET, thermoelectric, and solar cell applications.4,9,10 In
comparison with other preparation techniques, the MACE
process is low cost and only requires wet-etching of a Si
wafer. Furthermore, SiNWs may be formed over the entire
wafer surface,9 with density 109 /cm2.
In this paper, we demonstrate that the lowering of a
reverse-biased SB may be used to explain the electrical char-
acteristics of FETs using SiNWs prepared by MACE. The
SBs are formed using TixSiy /Al silicide contacts. We find
that in p-channel FETs, the experimental ISD-VSD source-
drain output characteristics, at various gate voltage VG, may
be modeled using thermionic emission of holes across the
reverse-biased source SB. This barrier is lowered by the
image-force potential, and by the local electric field caused
by VSD and VG. We find that once ISD begins to saturate, SB
lowering is sufficient to explain both the drain and gate volt-
age dependence of the characteristics.
Our SiNWs were synthesized as follows. A 100 Si
sample p-type, doped with boron at 1018 /cm3 was im-
mersed in hydrofluoric acid HF /AgNO3 solution at room
temperature for 5 min. In solution, several processes occur
simultaneously. Ag particles deposit on the substrate by elec-
troless metal deposition, a network of Ag dendrites grows
from these particles, and the Si substrate is etched. Etching is
accelerated using nitrate ions as an oxidizing agent. Left for
2 h, this produces a densely packed, vertical, SiNW array
with NWs 150 m long. HNO3 is then used to remove the
Ag. Figure 1a shows a scanning electron micrograph of the
SiNW array, where SiNW diameters vary from 40 to 300 nm
and the NW density is 109 /cm2. The SiNWs can be ex-
tremely long, with maximum aspect ratio 3000. Figure
1b shows a transmission electron micrograph of a SiNW.
The NW surface roughness is 1–5 nm, and there is a
5-nm-thick surface oxide layer. After etching, the SiNWs
can be dispersed in isopropyl alcohol IPA using ultrasonic
agitation.
Our SiNW p-FETs, shown schematically in Fig. 1c, are
fabricated as follows. A p-type Si wafer with a thermally-
grown 150-nm-thick oxide layer forms the device substrate,
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FIG. 1. a Scanning electron micrograph of a SiNW array, prepared by
MACE. b Transmission electron micrograph of a single SiNW. c Sche-
matic diagram of a back-gated SiNW FET. Source S, drain D, and back-
gate BG contacts are marked. d Scanning electron micrograph of a SiNW
FET. The scale bars are 10 m, 5 nm, and 10 m, respectively.
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and acts as the back-gate. SiNWs dispersed in IPA were de-
posited onto this substrate by allowing a drop of solution to
evaporate on the surface. The sample was then oxidized at
900 °C for 10 min, forming a 10 nm thick oxide on the
NW and passivating the NW surface. An optical lithography
process was used to define source/drain contacts on a single,
selected NW. After a brief buffered-HF etch of the contact
area, 40 nm of Ti was evaporated thermally, followed by
lift-off of excess Ti. The device was then rapid-thermal an-
nealed at 700 °C for 30 s to form a TixSiy silicide contact. A
100-nm-thick Al capping layer was then evaporated ther-
mally over the contact regions to complete the contacts. Fig-
ure 1d shows a scanning electron micrograph of a device.
Figure 2a shows the room temperature ISD-VSD output
characteristics circles of a “normally-on” FET at various
back-gate voltages VG. The device was fabricated using a
single p-type SiNW, 100 nm in diameter. The drain-source
separation in this device, corresponding to the channel
length, was 20 m. ISD increases in magnitude as VG var-
ies from +4 to 4 V, indicating p-type operation. In this
device, there is a threshold drain-source voltage for current
flow, VSDT1 V, suggesting the presence of SB contacts.
Above VSDT, ISD increases rapidly and then weakly-saturates
above VSD1.5 V. ISD rises throughout the saturation re-
gion, increasing more rapidly at higher VSD. As VG varies
from +4 to 4 V, the channel conductance gSD=ISD /VSD
increases. The inset to Fig. 2a shows the corresponding
ISD-VG transfer characteristics. The maximum on-off ratio
Ion / Iof f 1500, for VSD=2 V. The peak value of the extrin-
sic transconductance gm=ISD /VBG=19 nS, at VSD=5 V
and VBG=−2 V, and the minimum sub-threshold swing S
=750 mV /decade. Figure 2b shows the ISD-VSD character-
istics on a log-log plot. The characteristics shift to higher VSD
as VG increases from 4 to +4 V, implying an increase in
VSDT with VG.
We explain the device characteristics by considering SB
lowering at the source contact, as a function of VSD and VG.
Figure 3 shows schematically the energy band diagram in a
p-channel SB SiNW FET. At VSD=VG=0, SBs lie along the
conduction path at both source and drain contacts Fig. 3a.
For VSD0 V, the source SB is reverse-biased and the drain
SB is forward-biased. Current flow then consists of holes
injected into the NW across the source SB. At small VSD, the
drain SB is not completely forward-biased and forms a po-
tential barrier along the current path Fig. 3b. As VSD in-
creases further, the drain SB is fully forward-biased Fig.
3c. ISD is then controlled solely by the reverse-biased
source SB.
We find that the ISD-VSD characteristics in the saturation
region Fig. 2 can be modeled by thermionic emission of
holes across the reverse-biased source SB, and lowering of
the SB height with VSD and VG. We approximate the voltage
drop across the SB as a fraction C of the voltage applied
across the device. ISD is then given by the equation for
thermionic-emission current across a reverse-biased SB:11
ISD = SAT2 exp− eB − BkT 	exp eCVSDkT  − 1
 ,
1
where S is the SiNW channel cross-sectional area, T is the
absolute temperature, B is the SB height at zero bias Fig.
3a, e is the electronic charge, and k is the Boltzmann con-
stant. A is the effective Richardson constant. B represents
SB lowering Fig. 3c, and is given by the following ex-
pression:
FIG. 2. a Experimental circles data and theoretical fits solid lines for
the ISD-VSD output characteristics of a SiNW FET. The inset shows the
experimental ISD-VG transfer characteristics, as VSD is varied from 5 to 1 V
in 1 V steps. b Experimental data and theoretical fits on a log-log scale.
The inset shows  and 	EG vs VG, extracted from the theoretical fits.
FIG. 3. a Energy band diagram of a SB SiNW FET at zero bias. b At low
bias, thermionic emission of holes occurs across the source and drain SBs.
c At high bias, SB lowering occurs at the source. Height of SB eB is
lowered by eB and the valence band edge maximum is shifted a distance
x from the contact interface. d B, and individual barrier lowering terms
from Eq. 2, vs VG, at VSD=4 V.
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B = 2 eESD16
s
1/2
+ ESD + 	EG, 2
where s is the static semiconductor permittivity, and ESD
and EG are the maximum values of the electric field at the
source SB, caused by VSD and VG, respectively. Here, we
have extended the basic model to include EG explicitly. The
first term in Eq. 2 gives image force lowering of the SB due
to charge near the metal surface.12 The second term is a first
order approximation of the contribution of ESD to SB
lowering.12,13 The final term approximates the direct contri-
bution of EG to SB lowering. The factors  and 	 determine
the proportion of SB lowering caused by ESD and EG, respec-
tively. Together,  and 	 determine the distance x from the
interface to the SB potential maximum Fig. 3c. Finally,
we allow  to vary with VG, as the contribution of VSD to SB
lowering can vary at different VG.
We use Eqs. 1 and 2 to model the experimental
ISD-VSD characteristics in the saturation region VSD
1.5 V. ESD is calculated using the depletion approxima-
tion, ESD=2eNa /sB−CVSD−−kT /e,11 where Na is
the doping density and  is the valance band EV to Fermi
level EF offset in the SiNW. The theoretical fits to the data
solid lines, Fig. 2 match the data well. The zero-bias SB
height, extracted from our fits, is B=0.4 eV. The inset to
Fig. 2b shows the relationship of  and 	EG with VG. As
VG increases from 4 to +4 V,  increases from 0.23 to 1.7
nm, and 	EG reduces from 0.15 to 0.43 V. The increase in
 implies a greater contribution to SB lowering B by VSD
as the FET turns “off” Eq. 2. In contrast, 	EG reduces as
the FET turns off, tending to enhance the SB at positive VG.
This implies a reduction in B and an increase in the total
SB height B−B. The combined effect of  and 	EG
gives the change in both the magnitude and slope of ISD with
VSD and VG. Figure 3d shows the gate dependence, at con-
stant VSD=4 V, of the three SB lowering terms constituting
Eq. 2, i.e., the image force lowering first term, Eq. 2,
ESD and 	EG. In our model, image force lowering does not
depend on EG and is constant. The net effect of these terms is
a reduction in the magnitude of B as VG increases, corre-
sponding to reduced SB lowering.
Finally, the low bias region VSD1.5 V may be mod-
eled by assuming that C, the proportion of VSD that drops
across the SB, increases with VSD. This is because at low
bias, the drain SB also contributes to the source-drain resis-
tance Fig. 3b. Furthermore, there may be voltage drops
along the SiNW due to potential barriers in the NW,2 e.g., if
 is increased locally due to increased surface depletion. As
VSD increases, both the drain SB and any NW barriers are
pulled-up relative to the source Fermi energy and ultimately,
the source SB dominates Fig. 3c. We find that ISD in-
creases very rapidly, with C=0.044VSD,3 for VSD1.5 V.
For VSD1.5 V, where the source SB dominates, C=0.15.
In conclusion, we consider the influence of SB lowering
in SiNW FETs using NWs prepared by MACE. The reverse-
biased source SB is lowered by the image-force potential,
and by the local electric field caused by both VSD and VG. In
the saturation region, SB lowering is sufficient to explain
both the drain and gate voltage dependence of the device
characteristics.
The authors would like to acknowledge valuable discus-
sion with K. Fobelets and M. Green, SiNW preparation by
Chuanbo Li, and the support of the E.ON International Re-
search Initiative.
1G. Zheng, W. Lu, S. Jin, and C. M. Lieber, Adv. Mater. 16, 1890 2004.
2J. Appenzeller, J. Knoch, M. T. Bjork, H. Riel, H. Schmid, and W. Riess,
IEEE Trans. Electron Devices 55, 2827 2008.
3Y. Cui, Q. Wei, H. Park, and C. M. Lieber, Science 293, 1289 2001.
4A. I. Hochbaum, R. Chen, R. D. Delgado, W. Liang, E. C. Garnett, M.
Najarian, A. Majumdar, and P. Yang, Nature London 451, 163 2008.
5E. Garnett and P. Yang, Nano Lett. 10, 1082 2010.
6Y. Wu, Y. Cui, L. Huynh, C. J. Barrelet, D. C. Bell, and C. M. Lieber,
Nano Lett. 4, 433 2004.
7Z. Gao, A. Agarwal, A. D. Trigg, N. Singh, C. Fang, C. H. Tung, Y. Fan,
K. D. Buddharaju, and J. Kong, Anal. Chem. 79, 3291 2007.
8K. Q. Peng, Y. J. Yan, S. P. Gao, and J. Zhu, Adv. Mater. 14, 1164 2002.
9M. Zaremba-Tymieniecki, C. Li, K. Fobelets, and Z. A. K. Durrani, IEEE
Electron Device Lett. 31, 860 2010.
10K. Peng, X. Wang, and S. T. Lee, Appl. Phys. Lett. 92, 163103 2008.
11E. H. Rhoderick and R. H. Williams, Metal-Semiconductor Contacts, 2nd
ed. Clarendon, Oxford, 1988.
12J. M. Andrews and M. P. Lepselter, Solid-State Electron. 13, 1011 1970.
13G. H. Parker, T. C. McGill, C. A. Mead, and D. Hoffman, Solid-State
Electron. 11, 201 1968.
102113-3 M. Zaremba-Tymieniecki and Z. A. K. Durrani Appl. Phys. Lett. 98, 102113 2011
Downloaded 25 Mar 2011 to 155.198.134.249. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions
